5572_APPA.pdf

(64 KB) Pobierz
MC145572EVK ISDN U-INTERFACE
TRANSCEIVER EVALUATION KIT
A
A.1
INTRODUCTION
The MC145572EVK ISDN U–Interface Transceiver Evaluation Kit provides Motorola ISDN customers
a convenient and efficient vehicle for evaluating the MC145572 ISDN U–interface transceiver. The
approach taken to demonstrate the MC145572 ISDN U–interface transceiver is to provide the user
with a fully functional NT1 connected to an LT. An NT1 provides transparent 2B+D data transfer
between the U– and S/T–interfaces. In addition, it must also provide for network–initiated mainte-
nance procedures. It does not, however, provide any interface to higher level protocols — this func-
tionality is left to entities such as the NT2.
The MC145572EVK ISDN U–Interface Evaluation Kit can be physically and functionally separated
into two “halves”. The left side of the card is the NT1, while the right side of the card is the LT. Alter-
natively, it can be thought of as having both ends of the two wire U–interface, extending from the
customer premise (NT1) to the digital switch line card (LT), on a single standalone evaluation board.
The kit provides the ability to interactively manipulate status registers in the MC145572 ISDN U–
interface transceiver as well as in the MC145474/75 S/T–interface transceiver with the aid of an exter-
nal terminal or PC. A unique combination of hardware and software features allows for standalone
or terminal activation of the U–interface and as such provides an excellent platform for NT1 and LT
hardware/software development.
The MC145572EVK ISDN U–Interface Evaluation Kit can be interfaced directly to the MC68302 Inte-
grated Multiprotocol Processor Development System to aid in the hardware and software develop-
ment of S/T– and U–interface terminal equipment.
MOTOROLA
MC145572
A–1
NT1
TA
MC145488
SCP
MC145474
MC145474
IDL
MC145572
LT
MC145572
IDL
S/T
DDLC
CHIP
S/T
CHIP
U
CHIP
U
U
CHIP
SCP
IDL
SCP
MC14LC5480
MCU
MPU
SYSTEM
CODEC
MC145572EVK
HOST BUS
SWITCHING EQUIPMENT
TE1
MC68302
SCP
MC145474
MC68302
NT1/TE1
MC145572
SCP
LT
MC145572
IDL
U
U
CHIP
SCP
S/T
IMP
CHIP
IMP
U
CHIP
IDL
IDL
MC14LC5480
MC14LC5480
RAM
ROM
CODEC
RAM
CODEC
ROM
Figure A–1. Motorola Silicon Applications and the MC145572EVK
A.2
FEATURES
A.2.1
General
•
•
•
•
•
•
•
A.2.2
Provides Standalone LT and NT1 on Single Board
Board Can Be Broken Apart Providing Separate LT and NT1
On–Board Microcontrollers with Resident Monitor Software
Convenient Access to Key Signals
Generous Prototype Area for Application Development
LT and NT1 Software Development Platform
Extensive User Manual
Hardware
•
•
•
•
•
•
•
•
•
A–2
+ 5 V Only Power Supply
“Push Button” Activation of U–Interface from LT or NT1
Standalone Operation for Bit Error Rate Testing
Gated Data Clocks Provided for Bit Error Rate Testing
Interfaces Directly to ADS302 IMP Evaluation Board
Can Be Used as U– or S/T–Interface Terminal Development Tool
On–Board 5 ppm LT Frequency Reference
EIA–232 (V.28) Serial Port(s) for Terminal Interface
Configurable for IDL2 and GCI Operation
MC145572
MOTOROLA
A.2.3
Software
•
•
•
•
•
•
•
A.3
Standalone or Terminal Operation
Resident Firmware Monitor for User Control of Board
Device Driver for Serial Control Port Interface
Microcontroller Controlled or Automatic Activation/Deactivation
Access to All Maintenance Channels
MC68HC05 Assembly Language Source Code Available
Enhanced Command Set from the MC145494EVK
BLOCK DIAGRAM
Figure A–2 is a basic functional block diagram of the MC145572EVK ISDN U–Interface Evaluation
Kit. Note that the dashed line represents the physical and logical separation between the LT and the
NT1 sides of the evaluation board. While the board is capable of activating “standalone”, the user
may decide to use a single ASCII terminal to gain total control of the MC145572EVK capabilities.
Or the user may choose to split the board, allowing the LT and NT1 portions to be physically located
in separate areas.
NT U-INTERFACE
NETWORK TERMINATION
MC145572
ISDN
U-INTERFACE
TRANSCEIVER
LT U-INTERFACE
LINE TERMINATION
MC145572
ISDN
U-INTERFACE
TRANSCEIVER
REFERENCE
CLOCK
GENERATOR
IDL
IDL
S/T
MC145474
ISDN
S/T-INTERFACE
TRANSCEIVER
EXT
CLK
SCP
SCP
MC68HC705C8
MICROCONTROLLER
MC68HC705C8
MICROCONTROLLER
5 PPM
CLOCK
SOURCE
BERT
CLK
GATED
CLOCK
GENERATOR
MC145407
MC145407
GATED
CLOCK
GENERATOR
BERT
CLK
EIA-232-D/V.28
EIA-232-D/V.28
Figure A–2. MC145572EVK Functional Block Diagram
MOTOROLA
MC145572
A–3
A–4
MC145572
MOTOROLA

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin